ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11 . 6 11 . 6 A 3 to 5 GHz CMOS UWB LNA with Input Matching using Miller Effect
نویسندگان
چکیده
Ultra wideband (UWB) radio communication is capable of a high data rate with low radiated power. A key issue for UWB design is LNA input/output matching over a wide bandwidth: 3 to 5GHz for the lower band and 3 to 10GHz for the entire band. Several UWB LNAs have been proposed in recent years. The UWB CMOS LNA presented in [1] employs a Chebyshev filter for input matching and a source follower for output matching. It is intended for low power consumption at the cost of a low power gain of 10dB and a high NF (as high as 9dB at 10GHz). A distributed amplifier scheme for wideband matching is reported in [2]. The scheme, which employs multiple amplifier stages, leads to reasonably good performance in both matching and power gain, but it occupies considerable area and consumes a large amount of power. We propose to exploit the Miller effect for input matching in a CMOS UWB LNA. Our method achieves wideband matching, while requiring only one inductor at the gate in addition to a source degeneration inductor. Our simplified matching network improves the noise figure and reduces the silicon area.
منابع مشابه
ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11 . 8 11 . 8 Electrical Funnel : A Broadband Signal Combining Method
Recently, there has been growing interest in using silicon-based integrated circuits at high microwave and millimeter-wave frequencies. The high level of integration offered by silicon enables numerous new topologies and architectures for low-cost reliable SoC applications at microwave and millimeter-wave bands, such as broadband wireless access (e.g., WiMax), vehicular radars at 24GHz and 77GH...
متن کاملISSCC 2006 / SESSION 32 / PLLs , VCOs , AND DIVIDERS / 32 . 2 32 . 2 A 0 . 5 to 2 . 5 GHz PLL with Fully Differential Supply - Regulated Tuning
PLLs are important building blocks that are used to generate and distribute clocks in all high-performance digital systems. Integrating PLLs on large digital chips in deep submicron processes poses three main challenges. First, power supply noise caused by increased digital switching currents degrades the jitter performance of the VCO. Second, the wide loop bandwidth required to suppress ring o...
متن کامل"RF Channel Filtering: a Revival of N-Path Filters in Nanometer CMOS?"
In the 1960’s research was carried out on so called N-path filters. These filters exploited down conversion filtering and again up conversion. This way band-pass filters could be made from low-pass filters. The techniques lost attention because the matching of capacitors turned out to be a problem and soon “real” oversampled Switched Capacitor filters took over attention, which have become clas...
متن کاملA 5 GHz Ring-Oscillator PLL with Active Delay-Discriminator Phase Noise Cancellation Loop by
i ABSTRACT Voltage Control Oscillator (VCO) is one of the most critical blocks in Phase Lock Loops (PLLs). LC-tank VCOs have a superior phase noise performance, however they require bulky passive resonators and often calibration architectures to overcome their limited tuning range. Ring oscillator (RO) based VCOs are attractive for digital technology applications owing to their ease of integrat...
متن کاملIntroduction To Phase-Lock Loop System Modeling
Phase-lock loops (PLLs) have been one of the basic building blocks in modern electronic systems. They have been widely used in communications, multimedia and many other applications. The theory and mathematical models used to describe PLLs come in two types: linear and non-linear. Non-linear theory is often complicated and difficult to deal with in real-world designs. Analog PLLs have been well...
متن کامل